

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG CPU-Memory	3,4
CPU-Power CPU-GND	5,6
DDRIII DIMM1&DDRIII DIMM2	7,8
LYNX-PCI/E/DMI/USB/CLK	9
LYNX-SATA/HOST/FAN/GPIO/VGA	10
LYNX-SMB/LPC/AUDIO/RTC/RST	11
LYNX-POWER PIN,GND/LYNX STRAPS	12,13,14
PCIE(X16)/PCIE(X1) Slots	15
ASM PCIE to PCI Bri.	16
PCI Slots	17
SIO-NCT6792D/TPM/PS2/COM/LPT	18,19
FAN Controllor	20
AUDIO ALC887	21
LAN - INTEL/I218-V	22
HDMI Connector	23
DVI Connector	24
VGA Connector	25
SATA Connector	26
ASM1042AE/USB3.0,USB2.0 Connector	27,28,29
ACPI Power	30
VCCP_POWER UP1649	31,32
System Power	33,34
PWR JACK/EMI	35,36
JXDP	37
Manual Parts	38
POWER MAP/Power on sequence/GPIO MAP	39,40,41
PCH GPIO/NCT GPIO/History	42,43,44

MS-7817 ATX

Ver: 7.0

Intel -ShakeBay plamform

CPU:

INTEL-Haswell LGA1150

CPU DISPLAY

HDMI(portB) DVI (port C)

System Chipset:

H81

OnBoard Chipset:

HD Audio Codec:ALC887

LAN-INTEL/I218-V

SIO:Nuvoton NCT6792D

Main Memory:

DDRIII (1066/1333/1600MHz) * 2 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

PCI Slot * 1

PWM:

VRD12 - UP1649(3 Phase 6MOS)

Other:

SATA3 *2


SATA2 *2

REAL USB2.0 *4



FRONT USB2.0 *4

REAL USB3.0 *2


FRONT USB3.0 *2





- Slot Sequence:
- PCIE X16
 - PCIE X1
 - PCIE X1
 - PCI SLOT









DDRIII DIMM_A



Place close to DIMM1




UPI VOLTAGE CONSOLE



Spacing:10/12/12

UPI VOLTAGE CONSOLE



Spacing:10/12/12



MICRO-STAR INT'L CO.,LTD


MS-7817

Size	Document Description
------	----------------------


Custom	DDR3 Chanel-A DIMM1
--------	---------------------

Rev	7.
-----	----


DDR3



Spacing:10/12/12



CA_B VCC_DDR
Spacing:10/12/12



DIMM4 (CHANNEL-B)
ADDRESS = 1:0 [SA1:SA0]





MICRO-STAR INT'L CO.,LTD


MS-7817

Size	Document Description
Custom	DDR III R DIMM 2

Date: Friday, May 30, 2014	Sheet 8 of 44
----------------------------	---------------







Pull high to enable integrated VRM



Pull high to enable integrated
Deep-Sx well On-die VR



Internal weak pull down
Pull high to enable "No Reboot" mode




Internal weak pull up
Pull low to enable "Top-Block Swap" mode



BOOT DEVICE	GPI051	GPI019
LPC	0	0
SPI	1	1


Default




Do not pull low.
Connect to ground with 1k Ohm pull-down resistor.




Enable TLS:
Pull up with 1k Ohm to VccSus3.3.
Default (Disable TLS):
Leave NC. Internal pull down.




Default:
Do not pull high.
Disable ME in Manufacturing Mode:
Connect to VocBusHDA with 1k Ohm pull-up
resistor through a jumper.




Internal weak pull down (function reserved)
Signal should not be pulled high
when strap is sampled




PCIe1 and SATA4 flexible IO function select
High: SATA Low: PCIe




For test cpu voltage





Follow CRG 1.0





SIO copy from MS-7888-0A






POWER ON STRAPPING PIN FOR NCT6792


POWER ON DELAYS PER FOR RESET					
PIN	6792 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TESTMODE_EN	TESTMODE	DISABLE TESTMODE	ENABLE TESTMODE	LRESET
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	24_48_SEL	DTRA#	24M CLOCK SOURCE	48M CLOCK SOURCE	INTERNAL FWOK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
62	TESTMODE_EN	SLP_S5_LCH#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMST
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD_PWR_SEO	ENABLE AMD_PWR_SEO	INTERNAL RSMST

Note:
If PIN34 strapping low BIOS must programming LPT or GPIO

SIO Pin Strap






[illegible][illegible]


MS-7817

Size Custom	Document Description TPM/PS2/COM/LPT
Date: Friday, May 30, 2014	Sheet 19






HW Monitor - Voltage



FAN-COUNTROL CIRCUIT



VT1708S CE





MICRO-STAR INT'L CO.,LTD

MS-7817

Size Custom	Document Description Audio Codec ALC887	Rev 7.0
Date: Friday, May 30, 2014		Sheet 21 of 44


LAN copy from MS-7914-0A




SMBUS PULL-UP OPTIONS	
SMBUS SPEED	
1MHz (Default setting)	499 ohm
100KHz/400KHz	2.2K ohm



```
support WOL from Deep Sx:
Power source from 3VA (DSW power) & make sure MAX current is enough to support i218.
NOT support WOL from Deep Sx:
Power source from 3VSB
```



Note: These caps closed to PHY



Do not pair MDIO and MDI1 on the same TVSdevice
(avoid LAN POE connecting issue).
Otherpairing combination is ok.



MICRO-STAR INT'L CO.,LTD

MS-7817


Size	Document Description
------	----------------------

LAN-INTEL I218V

Date: Friday, May 30, 2014

Sheet 22 of 44

HDMI level shifter






	"0"	"1"	note
DDC_EN	DDC level shifter disable	DDC level shifter enable	internal pull-up at ~500K ohm.
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances	internal pull-down at ~500K ohm.
OE#	enable	the chip is power down and input termination resistors will be at high impedance.	internal pull-down at ~500K ohm.
HPD_SINK	disable	enable	internal pull-down at ~200K ohm; 5V tolerant.
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.		internal pull-down at ~500K ohm.
REXT			analog current generation.

[D0C_EN, D0CBUF_EN, OE#]	D0C Passive Switch	D0C Active Buffer	PCL, PC0	note
1, 0, X	On	Off	00	internal pull-down at ~500K ohm.
1, 1, 0	Off	On	01	
1, 1, 1	Off	Off	10	
0, X, X	Off	Off	11	

Table 8-1. PCH PCI Express Tx/RX - HDMI Signal Mappings


Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMDSB_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	TMDSB_DATA2	DDPB_0P
	DDSP_B_TX1_DN	TMDSB_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	TMDSB_DATA1	DDPB_1P
	DDSP_B_TX2_DN	TMDSB_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMDSB_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMDSB_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMDSB_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI_B_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI_B_CTRL_DATA	



The EMI diagram shows several signal traces with their corresponding termination values:

- HDMI_DATA_CLK_DN** and **HDMI_DATA_CLK_DP** are terminated with **R165 X_100R1%4**.
- HDMI_DATA1_DN** and **HDMI_DATA1_DP** are terminated with **R164 X_100R1%4**.
- HDMI_DATA2_DN** and **HDMI_DATA2_DP** are terminated with **R162 X_100R1%4**.
- HDMI_DATA0_DN** and **HDMI_DATA0_DP** are terminated with **R160 X_100R1%4**.

EMI cap.





[illegible]

For EMI



The diagram illustrates the EMI signal connections for four components: R212, R216, R206, and R220. Each component is connected to two signals: **DVI_C_DATA0_N** and **DVI_C_DATA0_P** for R212, **DVI_C_DATA1_N** and **DVI_C_DATA1_P** for R216, **DVI_C_CLK_N** and **DVI_C_CLK_P** for R206, and **DVI_C_DATA2_N** and **DVI_C_DATA2_P** for R220. The connections are shown as pairs of lines (one solid, one dashed) entering each component from the left. The components are arranged vertically, with R212 at the top and R220 at the bottom.

- R212**
 - DVI_C_DATA0_N
 - DVI_C_DATA0_P
- R216**
 - DVI_C_DATA1_N
 - DVI_C_DATA1_P
- R206**
 - DVI_C_CLK_N
 - DVI_C_CLK_P
- R220**
 - DVI_C_DATA2_N
 - DVI_C_DATA2_P



VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Level shift




SATA 6G PORT 0,1

3.0



SATA 6G PORT 4,5

B85-only support 3G
H97-support 6G














MICRO-STAR INT'L CO., LTD

MS-7817

Size Custom	Document Description SATA Connector	Rev 7.0
Date: Friday, May 30, 2014	Sheet 26 of 44	

USB3.0 Connector





MICRO-STAR INT'L CO.,LTD

MS-7817

Size	Document Description	Rev
Custom	USB3.0 Connector	7.0
Date	Friday, May 30, 2014	16Sheet 28 of 44

USB2.0 POWER Control







REAR USB PORT0,1





REAR USB PORT2,3(With Lan)

FRONT USB PORT8,9


FRONT USB PORT 10,11




5VDDIMM FOR DDR







3VSB










3VA






VRMPWRGD LEVEL SHIFT






$$4.7 \times 2 \times 1 = 9.4 \text{ A} < 9.6 \text{ A}$$



$R_{142} = 11.9K \text{ ohm}$

[illegible]


PCH Power:1.05V 5.747A








PCH Power:1.5V 0.263A



ATX POWER CONNECTOR




LED (for Fintek 71869)




MICRO-STAR INT'L CO.,LTD

MS-7817

Size Custom	Document Description ATX/Front panel connector	Rev 7.0
Date: Friday, May 30, 2014	Sheet 35 of 44	



PCH Bottom side



MICRO-STAR INT'L CO.,LTD


MS-7817



Size	Document Description	Rev
B	EMI For Power	7.0
Date: Friday, May 30, 2014		Sheet 36 of 44

[illegible]

CPU_TDO R101 51R/4 PCH_1P05

PLACE NEAR XDP CONNECTOR





PE0-0781770-G17, 聯成, 23, 寶安恩斯福威(MS18)-COFFEE
PE0-0781770-E49, 聯華, 23, 寶安恩斯福威(MS18)-COFFEE

7817-71




HDMI VIRTUAL PN


HDMI_VYT1
HDMI Logo

0.04 PER UNIT
Y01-RHDMI03-000


Mounting Holes



Voltage test point



Optical Fiducial Marks-120



Simulation

